A CPU without an interrupt pin has been compared to a telephone without a bell.
A processor with a one-at-a-time interrupt policy can be like a household with a single, occupied bathroom.
Since the processor has its guard down, the interrupt controller must not let every incoming interrupt pass through. Otherwise, the ISRs(Interrupt Service Routine) could play ping-pong with the processor.
